Author of the publication

A logic cell architecture exploiting the shannon expansion for the reduction of configuration memory.

, , , , , and . FPL, page 1-6. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Kuga, Morihiro
add a person with the name Kuga, Morihiro
 

Other publications of authors with the same name

Blokus Duo engine on a Zynq., , , , , and . FPT, page 374-377. IEEE, (2014)Power-aware FPGA routing fabrics and design tools., , , , , and . VLSI-SoC, page 67-72. IEEE, (2010)A Study of Heterogeneous Computing Design Method based on Virtualization Technology., , , , and . SIGARCH Computer Architecture News, 44 (4): 86-91 (2016)A reconfigurable Java accelerator with software compatibility for embedded systems., , , , and . SIGARCH Computer Architecture News, 41 (5): 71-76 (2013)EXPRESS-1: a dynamically reconfigurable platform using embedded processor FPGA., , , , , and . FPT, page 209-216. IEEE, (2004)A novel physical defects recovery technique for FPGA-IP cores., , , , , and . ReConFig, page 1-7. IEEE, (2012)Designing Flexible Reconfigurable Regions to Relocate Partial Bitstreams., , , , , and . FCCM, page 241. IEEE Computer Society, (2012)A logic cell architecture exploiting the shannon expansion for the reduction of configuration memory., , , , , and . FPL, page 1-6. IEEE, (2014)An automatic FPGA design and implementation framework., , , , and . FPL, page 1-4. IEEE, (2013)Fault Recovery Technique for TMR Softcore Processor System Using Partial Reconfiguration., , , , , , and . ICA3PP (1), volume 7439 of Lecture Notes in Computer Science, page 392-404. Springer, (2012)