PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Sueyoshi, Toshinori"

Author of the publication

copydeleteadd this publication to your clipboard
A logic cell architecture exploiting the shannon expansion for the reduction of configuration memory.

, , , , , and . FPL, page 1-6. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Sueyoshi, Toshinori
add a person with the name Sueyoshi, Toshinori
 

Other publications of authors with the same name

Comparison of Properties between Entropy and Chi-Square Based Anomaly Detection Method., , and . NBiS, page 221-228. IEEE Computer Society, (2011)Performance Estimation of TCP under SYN Flood Attacks., and . CISIS, page 92-99. IEEE Computer Society, (2007)KITE microprocessor and CAE for computer science., , and . Systems and Computers in Japan, 33 (8): 64-74 (2002)An Embedded Reconfigurable IP Core with Variable Grain Logic Cell Architecture., , , , and . Int. J. Reconfig. Comp., (2008)A 3D FPGA Architecture to Realize Simple Die Stacking., , , , and . IPSJ Trans. System LSI Design Methodology, (2015)A novel states recovery technique for the TMR softcore processor., , , , , and . FPL, page 543-546. IEEE, (2009)An Easily Testable Routing Architecture and Efficient Test Technique., , , , and . FPL, page 291-294. IEEE Computer Society, (2011)An Anomaly Detection System Based on Chi-Square Method with Dynamic BIN Algorithm., , , and . BWCCA, page 549-554. IEEE Computer Society, (2011)DoS/DDoS Detection Scheme Using Statistical Method Based on the Destination Port Number., , , and . IIH-MSP, page 206-209. IEEE Computer Society, (2009)Basic Knowledge to Understand FPGAs.. Principles and Structures of FPGAs, Springer, (2018)