Autor der Publikation

Scanning heterodyne interferometer setup for the time-resolved thermal and free-carrier mapping in semiconductor devices.

, , , , und . IEEE Trans. Instrumentation and Measurement, 54 (6): 2438-2445 (2005)

Bitte wählen Sie eine Person um die Publikation zuzuordnen

Um zwischen Personen mit demselben Namen zu unterscheiden, wird der akademische Grad und der Titel einer wichtigen Publikation angezeigt. Zudem lassen sich über den Button neben dem Namen einige der Person bereits zugeordnete Publikationen anzeigen.

 

Weitere Publikationen von Autoren mit dem selben Namen

Transient interferometric mapping of carrier plasma during external transient latch-up phenomena in latch-up test structures and I/O cells processed in CMOS technology., , , , , , und . Microelectronics Reliability, 49 (12): 1455-1464 (2009)Scanning heterodyne interferometer setup for the time-resolved thermal and free-carrier mapping in semiconductor devices., , , , und . IEEE Trans. Instrumentation and Measurement, 54 (6): 2438-2445 (2005)Study of internal behavior in a vertical DMOS transistor under short high current stress by an interferometric mapping method., , , , , und . Microelectronics Reliability, 43 (4): 545-548 (2003)Multiple-time-instant 2D thermal mapping during a single ESD event., , , , , , , , , und . Microelectronics Reliability, 44 (9-11): 1793-1798 (2004)Electrical field mapping in InGaP HEMTs and GaAs terahertz emitters using backside infrared OBIC technique., , , , , , , , , und . Microelectronics Reliability, 42 (9-11): 1673-1677 (2002)Thermal and free carrier laser interferometric mapping and failure analysis of anti-serial smart power ESD protection structures., , , , , , und . Microelectronics Reliability, 41 (9-10): 1501-1506 (2001)Backside interferometric methods for localization of ESD-induced leakage current and metal shorts., , , , , und . Microelectronics Reliability, 47 (9-11): 1539-1544 (2007)Automated setup for thermal imaging and electrical degradation study of power DMOS devices., , , , , , , , und . Microelectronics Reliability, 45 (9-11): 1688-1693 (2005)Application of transient interferometric mapping method for ESD and latch-up analysis., , , , und . Microelectronics Reliability, 51 (9-11): 1592-1596 (2011)Transient interferometric mapping of smart power SOI ESD protection devices under TLP and vf-TLP stress., , , , , , und . Microelectronics Reliability, 44 (9-11): 1687-1692 (2004)