Author of the publication

Single Supply Voltage High-Speed Semi-dynamic Level-Converting Flip-Flop with Low Power and Area Consumption.

, , , and . PATMOS, volume 3254 of Lecture Notes in Computer Science, page 392-401. Springer, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Power efficient digital IC design for a medical application with high reliability requirements., , , , , , , , and . PATMOS, page 1-5. IEEE, (2014)From an analytic NBTI device model to reliability assessment of complex digital circuits., , , , , and . IOLTS, page 19-24. IEEE, (2014)In situ measurement of aging-induced performance degradation in digital circuits., , , , , and . ETS, page 1-2. IEEE, (2016)Soft Error Rates in 65nm SRAMs--Analysis of new Phenomena., and . IOLTS, page 203-204. IEEE Computer Society, (2007)A 90-nm CMOS Low-Power GSM/EDGE Multimedia-Enhanced Baseband Processor With 380-MHz ARM926 Core and Mixed-Signal Extensions., , , , , , , , , and 9 other author(s). J. Solid-State Circuits, 42 (1): 134-144 (2007)From Device Aging Physics to Automated Circuit Reliability Sign Off., , , , , , and . IRPS, page 1-12. IEEE, (2019)Impact of Gate Leakage on Efficiency of Circuit Block Switch-Off Schemes., , , , , and . VLSI-SoC (Selected Papers), volume 200 of IFIP, page 229-245. Springer, (2003)Design Aspects and Technological Scaling Limits of ZigZag Circuit Block Switch-Off Schemes., , , , and . VLSI-SOC, page 246-251. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)Aging-aware Timing Analysis of Combinatorial Circuits on Gate Level (Alterungsanalyse von kombinatorischen Schaltungen auf Gatterebene)., , and . it - Information Technology, 52 (4): 181-188 (2010)Adaptive voltage scaling by in-situ delay monitoring for an image processing circuit., , , , , and . DDECS, page 205-208. IEEE, (2012)