Author of the publication

Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets.

, , , , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 30 (4): 617-630 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Yoneda, Tomohiro
add a person with the name Yoneda, Tomohiro
 

Other publications of authors with the same name

Modular Model Checking of Large Asynchronous Designs with Efficient Abstraction Refinement., , and . IEEE Trans. Computers, 59 (4): 561-573 (2010)Verification of asynchronous circuits based on zero-suppressed BDDs., , and . Systems and Computers in Japan, 32 (2): 43-54 (2001)Preface., and . Int. J. Found. Comput. Sci., (2010)Acceleration of timing verification method based on time petri nets., , and . Systems and Computers in Japan, 22 (12): 37-52 (1991)Energy-and-performance efficient differential domino logic cell libraries for QDI-model-based asynchronous circuits., and . APCCAS, page 687-690. IEEE, (2014)An NoC-based evaluation platform for safety-critical automotive applications., , , , , and . APCCAS, page 679-682. IEEE, (2014)A floorplan method for asynchronous circuits with bundled-data implementation on FPGAs., , , and . ISCAS, page 925-928. IEEE, (2010)Partial Order Reduction for Detecting Safety and Timing Failures of Timed Circuits., , and . IEICE Transactions, 88-D (7): 1646-1661 (2005)Verification of analog/mixed-signal circuits using labeled hybrid petri nets., , , , and . ICCAD, page 275-282. ACM, (2006)Symbolic Model Checking of Analog/Mixed-Signal Circuits., , , , and . ASP-DAC, page 316-323. IEEE Computer Society, (2007)