Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets.

S. Little, D. Walter, C. Myers, R. Thacker, S. Batchu, and T. Yoneda. IEEE Trans. on CAD of Integrated Circuits and Systems, 30 (4): 617-630 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dr. Marie Davidova University of Stuttgart

Walter Ganz University of Stuttgart

Prof. Dr. -Ing. Walter Schönwandt University of Stuttgart

J Walter

Walter König University of Stuttgart

Other publications of authors with the same name

Computer art from Newton's, Secant, and Richardson's methods.D. Walter. Computers & Graphics, 18 (1): 127-131 (1994)Teaching cyber-physical systems to computer scientists via modeling and verification.K. Damevski, B. Altayeb, H. Chen, and D. Walter. SIGCSE, page 567-572. ACM, (2013)Verification of Timed Circuits with Failure Directed Abstractions.H. Zheng, C. Myers, D. Walter, S. Little, and T. Yoneda. ICCD, page 28-35. IEEE Computer Society, (2003)The Design of the IRISS Parallel Database Machine.D. Walter, and J. Kerridge. HPCN Europe, volume 1067 of Lecture Notes in Computer Science, page 913-914. Springer, (1996)Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces.S. Little, D. Walter, K. Jones, C. Myers, and A. Sen. Int. J. Found. Comput. Sci., 21 (2): 191-210 (2010)Large Scale Data Management and Massively Parallel Architectures in Automatic Fingerprint Recognition.D. Walter, and J. Kerridge. HPCN, volume 796 of Lecture Notes in Computer Science, page 435-440. Springer, (1994)Verification of analog/mixed-signal circuits using labeled hybrid petri nets.S. Little, N. Seegmiller, D. Walter, C. Myers, and T. Yoneda. ICCAD, page 275-282. ACM, (2006)Syntactical Analysis of the Weaknesses of Sentiment Analyzers.R. Verma, S. Kim, and D. Walter. EMNLP, page 1122-1127. Association for Computational Linguistics, (2018)Symbolic Model Checking of Analog/Mixed-Signal Circuits.D. Walter, S. Little, N. Seegmiller, C. Myers, and T. Yoneda. ASP-DAC, page 316-323. IEEE Computer Society, (2007)The Case for Analog Circuit Verification.C. Myers, R. Harrison, D. Walter, N. Seegmiller, and S. Little. Electron. Notes Theor. Comput. Sci., 153 (3): 53-63 (2006)