Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wolfgang Ehlers University of Stuttgart

A Contribution to the Medication-Induced Treatment of Brain-Tumor Metastases, , and . Solid (Bio)mechanics : Challenges of the Next Decade, 24, chapter 15, Springer, Cham, (2022)

Prof. Dr. Wolfgang Osten University of Stuttgart

CW thin-disk laser emitting kW-class beams with radial polarization, , , , , , and . 2017 Conference on Lasers and Electro-Optics Europe & European Quantum Electronics Conference (CLEO/Europe-EQEC), IEEE, (2017)
CW thin-disk laser emitting kW-class beams with radial polarization, , , , , , and . 2017 Conference on Lasers and Electro-Optics Europe & European Quantum Electronics Conference (CLEO/Europe-EQEC), IEEE, (2017)Nanofabrication results of a novel cascaded plasmonic superlens : lessons learned, , , and . Modeling Aspects in Optical Metrology VI, 10330, page 103300Y. Bellingham, SPIE, (2017)A silicon superlens with a simple design working at visible wavelengths, , , and . Optical Micro- and Nanometrology VI, 9890, page 98900I. Bellingham, SPIE, (2016)
 

Other publications of authors with the same name

Organizing and Planning the ASIC Design Process by Means of a Multi-agent System., , and . ICAART (1), page 459-463. INSTICC Press, (2010)Checking temporal properties under simulation of executable system descriptions., , , and . HLDVT, page 161-166. IEEE Computer Society, (2000)Resilience Articulation Point (RAP): Cross-layer dependability modeling for nanometer system-on-chip resilience., , , , , , , , , and 10 other author(s). Microelectronics Reliability, 54 (6-7): 1066-1074 (2014)Exploiting Slack Time in Dynamically Reconfigurable Processor Architectures., , , , , and . FPT, page 381-384. IEEE, (2007)Testing reliability techniques for SoCs with fault tolerant CGRA by using live FPGA fault injection., , , , and . FPT, page 462-465. IEEE, (2013)Automatic synthesis of VLSI architectures for arbitrary lifting-based filter banks and transforms., , , and . ICASSP, page 1401-1404. IEEE, (2008)Behavioral Emulation of Synthesized RT-Level Descriptions Using VLIW Architectures., , , , and . International Workshop on Rapid System Prototyping, page 70-. IEEE Computer Society, (1998)Shape independent VLSI-architecture design approach for 2D morphological operations with non-flat structuring elements., , , and . ICECS, page 579-582. IEEE, (2010)Verification of a Microcontroller IP Core for System-on-a-Chip Designs Using Low-Cost Prototyping Environments., and . DATE, page 96-101. IEEE Computer Society, (2004)Error Classification and Yield Prediction of Chips in Semiconductor Industry Applications., , , and . Neural Computing and Applications, 9 (3): 202-210 (2000)