Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Scan design with shadow flip-flops for low performance overhead and concurrent delay fault detection.

S. Sarrazin, S. Evain, L. de Barros Naviner, Y. Bonhomme, and V. Gherman. DATE, page 1077-1082. EDA Consortium San Jose, CA, USA / ACM DL, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Susanne de Vasconcelos Barros Malheiros University of Stuttgart

Jörg Desel

Das ist InformatikJ. Desel (Eds.) Springer, (2001)

Das ist InformatikJ. Desel (Eds.) Springer, (2001)Hilfreiche Hilfe Methode, Implementierung und Evaluation eines Verfahrens zur Adaption an das prozedurale WissenD. Iglezakis. Kath. Universität Eichstätt-Ingolstadt, Aachen, (2007)Hilfreiche Hilfe Methode, Implementierung und Evaluation eines Verfahrens zur Adaption an das prozedurale WissenD. Iglezakis. Kath. Universität Eichstätt-Ingolstadt, Aachen, (2007)

Univ. -Prof. Dr. Gerd de Bruyn University of Stuttgart

Anda Degeratu University of Stuttgart

Daniel Del Gaudio University of Stuttgart

Other publications of authors with the same name

A defect-tolerant area-efficient multiplexer for basic blocks in SRAM-based FPGAs.A. Dhia, S. Pagliarini, L. de Barros Naviner, H. Mehrez, and P. Matherat. Microelectronics Reliability, 53 (9-11): 1189-1193 (2013)Exploring the feasibility of selective hardening for combinational logic.S. Pagliarini, G. dos Santos, L. de Barros Naviner, and J. Naviner. Microelectronics Reliability, 52 (9-10): 1843-1847 (2012)Cross-layer investigation of continuous-time sigma-delta modulator under aging effects.H. Cai, Y. Wang, K. Liu, L. de Barros Naviner, H. Petit, and J. Naviner. Microelectronics Reliability, 55 (3-4): 645-653 (2015)Scan design with shadow flip-flops for low performance overhead and concurrent delay fault detection.S. Sarrazin, S. Evain, L. de Barros Naviner, Y. Bonhomme, and V. Gherman. DATE, page 1077-1082. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Stochastic computation with Spin Torque Transfer Magnetic Tunnel Junction.L. de Barros Naviner, H. Cai, Y. Wang, W. Zhao, and A. Dhia. NEWCAS, page 1-4. IEEE, (2015)Efficient implementation for accurate analysis of CED circuits against multiple faults.T. An, K. Liu, H. Cai, and L. de Barros Naviner. MIXDES, page 436-440. IEEE, (2014)Parallel scaling-free and area-time efficient CORDIC algorithm.M. Causo, T. An, and L. de Barros Naviner. ICECS, page 149-152. IEEE, (2012)A new fault-tolerant architecture for CLBs in SRAM-based FPGAs.A. Dhia, L. de Barros Naviner, and P. Matherat. ICECS, page 761-764. IEEE, (2012)Flip-flop selection for in-situ slack-time monitoring based on the activation probability of timing-critical paths.S. Sarrazin, S. Evain, I. Panades, L. de Barros Naviner, and V. Gherman. IOLTS, page 160-163. IEEE, (2014)Efficient reliability evaluation methodologies for combinational circuits.H. Cai, K. Liu, L. de Barros Naviner, Y. Wang, M. Slimani, and J. Naviner. Microelectronics Reliability, (2016)