PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Sobti, Kanwaldeep"

Author of the publication

copydeleteadd this publication to your clipboard
An Automated Framework for Accelerating Numerical Algorithms on Reconfigurable Platforms Using Algorithmic/Architectural Optimization.

, , , , , , , , , and . IEEE Trans. Computers, 58 (12): 1654-1667 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Sobti, Kanwaldeep
add a person with the name Sobti, Kanwaldeep
 

Other publications of authors with the same name

Accurate Area, Time and Power Models for FPGA-Based Implementations., , , and . Signal Processing Systems, 63 (1): 39-50 (2011)TANOR: A Tool for Accelerating N-Body Simulations on Reconfigurable Platforms., , , , , , , , , and . FPL, page 68-73. IEEE, (2007)Structural tests of slave clock gating in low-power flip-flop., , , , and . VTS, page 254-259. IEEE Computer Society, (2011)Geometric Tiling for Reducing Power Consumption in Structured Matrix Operations., , , , , , , , , and . SoCC, page 113-114. IEEE, (2006)An Automated Framework for Accelerating Numerical Algorithms on Reconfigurable Platforms Using Algorithmic/Architectural Optimization., , , , , , , , , and . IEEE Trans. Computers, 58 (12): 1654-1667 (2009)Efficient Function Evaluations with Lookup Tables for Structured Matrix Operations., , , , , , , , , and . SiPS, page 463-468. IEEE, (2007)Accurate models for estimating area and power of FPGA implementations., , and . ICASSP, page 1417-1420. IEEE, (2008)The scan-DFT features of AMD's next-generation microprocessor core., , , , , , , , and . ITC, page 39-48. IEEE Computer Society, (2010)