Author of the publication

Soft-Error Tolerance Analysis and Optimization of Nanometer Circuits.

, , and . DATE, page 288-293. IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Performance-Optimized Design for Parametric Reliability., , , , and . J. Electronic Testing, 24 (1-3): 129-141 (2008)Level-Shifter Free Design of Low Power Dual Supply Voltage CMOS Circuits Using Dual Threshold Voltages., , , and . VLSI Design, page 159-164. IEEE Computer Society, (2005)Load and Logic Co-Optimization for Design of Soft-Error Resistant Nanometer CMOS Circuits., , , and . IOLTS, page 35-40. IEEE Computer Society, (2005)Adaptive Design for Performance-Optimized Robustness., , , , and . DFT, page 3-11. IEEE Computer Society, (2006)Low-power dual Vth pseudo dual Vdd domino circuits., , , and . SBCCI, page 273-277. ACM, (2004)Sizing CMOS Circuits for Increased Transient Error Tolerance., , , and . IOLTS, page 11-16. IEEE Computer Society, (2004)Soft-Error Tolerance Analysis and Optimization of Nanometer Circuits, , and . CoRR, (2007)Algorithm for Achieving Minimum Energy Consumption in CMOS Circuits Using Multiple Supply and Threshold Voltages at the Module Level., , , and . ICCAD, page 693-700. IEEE Computer Society / ACM, (2003)Probabilistic Self-Adaptation of Nanoscale CMOS Circuits: Yield Maximization under Increased Intra-Die Variations., , , , and . VLSI Design, page 711-716. IEEE Computer Society, (2007)Low-power domino circuits using NMOS pull-up on off-critical paths., , , and . ASP-DAC, page 533-538. ACM Press, (2005)