PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Koyanagi, Yoichi"

Author of the publication

copydeleteadd this publication to your clipboard
22.7 4×25.78Gb/s retimer ICs for optical links in 0.13μm SiGe BiCMOS.

, , , , , , , , and . ISSCC, page 1-3. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Koyanagi, Yoichi
add a person with the name Koyanagi, Yoichi
 

Other publications of authors with the same name

Fault-Tolerant Design of Neural Networks for Solving Optimization Problems., and . IEEE Trans. Computers, 45 (12): 1450-1455 (1996)A 4-Channel 3.1/10.3Gb/s Transceiver Macro with a Pattern-Tolerant Adaptive Equalizer., , , , , , , , and . ISSCC, page 442-443. IEEE, (2007)Design of Neural Networks to Tolerate the Mixture of Two Types of Faults., and . FTCS, page 268-277. IEEE Computer Society, (1993)Fault Tolerant Neural Networks in Optimization Problems., and . FTCS, page 412-418. IEEE Computer Society, (1992)A 4-channel 10.3Gb/s transceiver with adaptive phase equalizer for 4-to-41dB loss PCB channel., , , , , , , , , and . ISSCC, page 346-348. IEEE, (2011)22.7 4×25.78Gb/s retimer ICs for optical links in 0.13μm SiGe BiCMOS., , , , , , , , and . ISSCC, page 1-3. IEEE, (2015)The 10th Generation 16-Core SPARC64™ Processor for Mission Critical UNIX Server., , , , , , , , , and 5 other author(s). J. Solid-State Circuits, 49 (1): 32-40 (2014)A 4-Channel 1.25-10.3 Gb/s Backplane Transceiver Macro With 35 dB Equalizer and Sign-Based Zero-Forcing Adaptive Control., , , , , and . J. Solid-State Circuits, 44 (12): 3547-3559 (2009)A 10th generation 16-core SPARC64 processor for mission-critical UNIX server., , , , , , , , , and 4 other author(s). ISSCC, page 60-61. IEEE, (2013)32Gb/s data-interpolator receiver with 2-tap DFE in 28nm CMOS., , , , , , , , , and 1 other author(s). ISSCC, page 36-37. IEEE, (2013)