Author of the publication

A 4-Channel 1.25-10.3 Gb/s Backplane Transceiver Macro With 35 dB Equalizer and Sign-Based Zero-Forcing Adaptive Control.

, , , , , and . J. Solid-State Circuits, 44 (12): 3547-3559 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 2.7-GHz digitally-controlled ring oscillator with supply sensitivity of 0.0014%-fDCO/1%-VDD using digital current-regulated tuning., and . ISCAS, page 2690-2693. IEEE, (2013)An 8-12GHz 0.92° Phase Error Quadrature Clock Generator Based on Two-Stage Poly Phase Filter with Intermediate Point Compensation., , , , and . ISCAS, page 1-5. IEEE, (2019)A novel 6-Gbps half-rate SST transmitter with impedance calibration and adjustable pre-emphasis., , and . ISCAS, page 341-344. IEEE, (2015)A Fully-Pipeline Linear Systolic Architecture for Modular Multiplier in Public-Key Crypto-Systems., , , and . VLSI Signal Processing, 33 (1-2): 191-197 (2003)A 4-Channel 3.1/10.3Gb/s Transceiver Macro with a Pattern-Tolerant Adaptive Equalizer., , , , , , , , and . ISSCC, page 442-443. IEEE, (2007)A novel frequency search algorithm to achieve fast locking without phase tracking in ADPLL., , and . ISCAS, page 2464-2467. IEEE, (2013)An 8.52-11.34 GHz 0.34° Phase Error Quadrature Clock Generator with Time-Voltage-Time Convertor., , , , and . ISCAS, page 1-4. IEEE, (2018)SSC tracking analysis and a deeper-SSC estimator., and . ISCAS, page 1408-1411. IEEE, (2013)A 2-tap 40-Gb/s 4-PAM transmitter with level selection based pre-emphasis., and . ISCAS, page 333-336. IEEE, (2015)A 4-Channel 1.25-10.3 Gb/s Backplane Transceiver Macro With 35 dB Equalizer and Sign-Based Zero-Forcing Adaptive Control., , , , , and . J. Solid-State Circuits, 44 (12): 3547-3559 (2009)