Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Analytical model for TDDB-based performance degradation in combinational logic., , , and . DATE, page 423-428. IEEE, (2010)Leveraging sensitivity analysis for fast, accurate estimation of SRAM dynamic write VMIN., , , and . DATE, page 1819-1824. EDA Consortium San Jose, CA, USA / ACM DL, (2013)TIMBER: Time borrowing and error relaying for online timing error resilience., , , and . DATE, page 1554-1559. IEEE, (2010)Impact of voltage scaling on nanoscale SRAM reliability., and . DATE, page 387-392. IEEE, (2009)Impact of Technology and Voltage Scaling on the Soft Error Susceptibility in Nanoscale CMOS., and . DFT, page 114-122. IEEE Computer Society, (2008)Modeling SRAM dynamic VMIN., , , and . ICICDT, page 1-4. IEEE, (2014)Cross layer resiliency in real world., , , and . DATE, page 1. European Design and Automation Association, (2014)Not All Ops Are Created Equal!, , and . CoRR, (2018)A black box method for stability analysis of arbitrary SRAM cell structures., , , , , , and . DATE, page 795-800. IEEE Computer Society, (2010)A digital dynamic write margin sensor for low power read/write operations in 28nm SRAM., , , and . ISLPED, page 307-310. ACM, (2014)