PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Somasekhar, Dinesh"

Author of the publication

copydeleteadd this publication to your clipboard
2GHz 2Mb 2T Gain-Cell Memory Macro with 128GB/s Bandwidth in a 65nm Logic Process.

, , , , , , , , , , and . ISSCC, page 274-275. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dr. phil. Dinesh Vemula University of Stuttgart

 

Other publications of authors with the same name

System-Level Power Analysis of a Multicore Multipower Domain Processor With ON-Chip Voltage Regulators., , , , , , and . IEEE Trans. VLSI Syst., 24 (12): 3468-3476 (2016)Leakage control with efficient use of transistor stacks in single threshold CMOS., , , and . IEEE Trans. VLSI Syst., 10 (1): 1-5 (2002)LVDCSL: low voltage differential current switch logic, a robust low power DCSL family., and . ISLPED, page 18-23. ACM, (1997)2GHz 2Mb 2T Gain-Cell Memory Macro with 128GB/s Bandwidth in a 65nm Logic Process., , , , , , , , , and 1 other author(s). ISSCC, page 274-275. IEEE, (2008)IDD Waveforms Analysis for Testing of Domino and Low Voltage Static CMOS Circuits., , and . Great Lakes Symposium on VLSI, page 243-248. IEEE Computer Society, (1998)Guest Editorial Emerging Memories - Technology, Architecture and Applications (First Issue)., , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 6 (2): 105-108 (2016)Evaluation of differential vs. single-ended sensing and asymmetric cells in 90 nm logic technology for on-chip caches., , , and . ISCAS, IEEE, (2006)A 256-Kb Dual-VCC SRAM Building Block in 65-nm CMOS Process With Actively Clamped Sleep Transistor., , , , , , , , , and 4 other author(s). J. Solid-State Circuits, 42 (1): 233-242 (2007)Multi-Phase 1 GHz Voltage Doubler Charge Pump in 32 nm Logic Process., , , , , , and . J. Solid-State Circuits, 45 (4): 751-758 (2010)Skewed CMOS: noise-tolerant high-performance low-power static circuit family., , , and . IEEE Trans. VLSI Syst., 10 (4): 469-476 (2002)