Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/isscc/SomasekharYALKHRKBDK08
%A Somasekhar, Dinesh
%A Ye, Yibin
%A Aseron, Paolo A.
%A Lu, Shih-Lien
%A Khellah, Muhammad M.
%A Howard, Jason
%A Ruhl, Gregory
%A Karnik, Tanay
%A Borkar, Shekhar Y.
%A De, Vivek
%A Keshavarzi, Ali
%B ISSCC
%D 2008
%I IEEE
%K dblp
%P 274-275
%T 2GHz 2Mb 2T Gain-Cell Memory Macro with 128GB/s Bandwidth in a 65nm Logic Process.
%U http://dblp.uni-trier.de/db/conf/isscc/isscc2008.html#SomasekharYALKHRKBDK08
%@ 978-1-4244-2010-0
@inproceedings{conf/isscc/SomasekharYALKHRKBDK08,
added-at = {2013-09-27T00:00:00.000+0200},
author = {Somasekhar, Dinesh and Ye, Yibin and Aseron, Paolo A. and Lu, Shih-Lien and Khellah, Muhammad M. and Howard, Jason and Ruhl, Gregory and Karnik, Tanay and Borkar, Shekhar Y. and De, Vivek and Keshavarzi, Ali},
biburl = {https://puma.ub.uni-stuttgart.de/bibtex/2b5049dc1a72e6aa0b15e08af7f85808e/dblp},
booktitle = {ISSCC},
crossref = {conf/isscc/2008},
ee = {http://dx.doi.org/10.1109/ISSCC.2008.4523163},
interhash = {627378a226c6c9b9e9122b9227e13afd},
intrahash = {b5049dc1a72e6aa0b15e08af7f85808e},
isbn = {978-1-4244-2010-0},
keywords = {dblp},
pages = {274-275},
publisher = {IEEE},
timestamp = {2016-02-02T12:12:57.000+0100},
title = {2GHz 2Mb 2T Gain-Cell Memory Macro with 128GB/s Bandwidth in a 65nm Logic Process.},
url = {http://dblp.uni-trier.de/db/conf/isscc/isscc2008.html#SomasekharYALKHRKBDK08},
year = 2008
}
