PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Chuang, Ching-Te"

Author of the publication

copydeleteadd this publication to your clipboard
A 0.325 V, 600-kHz, 40-nm 72-kb 9T Subthreshold SRAM with Aligned Boosted Write Wordline and Negative Write Bitline Write-Assist.

, , , , , , , , , and . IEEE Trans. VLSI Syst., 23 (5): 958-962 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

test

Dipl.-Ing. Philipp Tempel

Kinematics and dynamics modeling for real-time simulation of the cable-driven parallel robot IPAnema 3, , and . Proceedings of the 14th IFToMM World Congress, page 117-123. Taipei, IFToMM, (2015)

Dr. rer. nat. Attila Teleki University of Stuttgart

Dr. -Ing. Kristina Terheiden University of Stuttgart

Marco Testa University of Stuttgart

 

Other publications of authors with the same name

40 nm Bit-Interleaving 12T Subthreshold SRAM With Data-Aware Write-Assist., , , , , , and . IEEE Trans. on Circuits and Systems, 61-I (9): 2578-2585 (2014)Single-Ended Subthreshold SRAM With Asymmetrical Write/Read-Assist., , , , and . IEEE Trans. on Circuits and Systems, 57-I (12): 3039-3047 (2010)Testing strategies for a 9T sub-threshold SRAM., , , , , , and . ITC, page 1-10. IEEE Computer Society, (2012)SOI Digital Circuits: Design Issues., and . VLSI Design, page 474-479. IEEE Computer Society, (2000)A 0.35 V, 375 kHz, 5.43 µW, 40 nm, 128 kb, symmetrical 10T subthreshold SRAM with tri-state bit-line., , , , , , and . Microelectronics Journal, (2016)Self-Repairing SRAM Using On-Chip Detection and Compensation., , , , and . IEEE Trans. VLSI Syst., 18 (1): 75-84 (2010)Modeling and Analysis of Leakage Currents in Double-Gate Technologies., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 25 (10): 2052-2061 (2006)Reducing parasitic BJT effects in partially depleted SOI digital logic circuits., , and . Microelectronics Journal, 39 (2): 275-285 (2008)A high-performance low VMIN 55nm 512Kb disturb-free 8T SRAM with adaptive VVSS control., , , , , , , , , and 9 other author(s). SoCC, page 197-200. IEEE, (2011)All digitally controlled linear voltage regulator with PMOS strength self-calibration for ripple reduction., , , , , , and . VLSI-DAT, page 1-4. IEEE, (2015)