PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Lu, Chien-Yu"

Author of the publication

copydeleteadd this publication to your clipboard
A 0.325 V, 600-kHz, 40-nm 72-kb 9T Subthreshold SRAM with Aligned Boosted Write Wordline and Negative Write Bitline Write-Assist.

, , , , , , , , , and . IEEE Trans. VLSI Syst., 23 (5): 958-962 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wei Yu University of Stuttgart

Hao Lu University of Stuttgart

Yong Lu University of Stuttgart

Junqi Lu University of Stuttgart

Lu Chen University of Stuttgart

 

Other publications of authors with the same name

On robust stabilization of uncertain stochastic time-delay systems - an LMI-based approach., , and . J. Franklin Institute, 342 (5): 473-487 (2005)An LMI-based approach for robust stabilization of uncertain stochastic systems with time-varying delays., , , and . IEEE Trans. Automat. Contr., 48 (2): 286-289 (2003)A Delay-Dependent Approach to Robust Takagi-Sugeno Fuzzy Control of uncertain Recurrent Neural Networks with Mixed Interval Time-Varying delays., , and . Journal of Circuits, Systems, and Computers, 20 (8): 1571-1589 (2011)Knowledge Distillation with Feature Maps for Image Classification., , , and . CoRR, (2018)Robust Kalman filtering for delay-dependent interval systems., , and . Int. J. General Systems, 33 (4): 431-442 (2004)A Delay-Range-Dependent Approach to Design State Estimator for Discrete-Time Recurrent Neural Networks With Interval Time-Varying Delay.. IEEE Trans. on Circuits and Systems, 55-II (11): 1163-1167 (2008)A Single-Ended Disturb-Free 9T Subthreshold SRAM With Cross-Point Data-Aware Write Word-Line Structure, Negative Bit-Line, and Adaptive Read Operation Timing Tracing., , , , , , , , , and 1 other author(s). J. Solid-State Circuits, 47 (6): 1469-1482 (2012)A disturb-free subthreshold 9T SRAM cell with improved performance and variation tolerance., and . SoCC, page 325-329. IEEE, (2013)A 40nm 256kb 6T SRAM with threshold power-gating, low-swing global read bit-line, and charge-sharing write with Vtrip-tracking and negative source-line write-assists., , , , , , , , , and 2 other author(s). SoCC, page 455-462. IEEE, (2014)A Delay-Dependent Approach to Passivity Analysis for Uncertain Neural Networks with Time-varying Delay., , , , and . Neural Processing Letters, 27 (3): 237-246 (2008)