PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Sylvester, Dennis"

Author of the publication

copydeleteadd this publication to your clipboard
A Super-Pipelined Energy Efficient Subthreshold 240 MS/s FFT Core in 65 nm CMOS.

, , , , and . J. Solid-State Circuits, 47 (1): 23-34 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dennis Bauer University of Stuttgart

Dennis Przytarski University of Stuttgart

Dennis Weidner University of Stuttgart

Dennis Cerven University of Stuttgart

Dennis Hoppe

 

Other publications of authors with the same name

A 150pW program-and-hold timer for ultra-low-power sensor platforms., , and . ISSCC, page 326-327. IEEE, (2009)Performance Driven OPC for Mask Cost Reduction., , , and . ISQED, page 270-275. IEEE Computer Society, (2005)Transition Aware Global Signaling (TAGS)., and . ISQED, page 53-59. IEEE Computer Society, (2002)A New Threshold Voltage Assignment Scheme for Runtime Leakage Reduction in On-Chip Repeaters., , and . ICCD, page 138-143. IEEE Computer Society, (2004)Enhanced Leakage Reduction Techniques Using Intermediate Strength Power Gating., , , and . IEEE Trans. VLSI Syst., 15 (11): 1215-1224 (2007)Computing the Soft Error Rate of a Combinational Logic Circuit Using Parameterized Descriptors., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 26 (3): 468-479 (2007)Effective on-chip inductance modeling for multiple signal lines and application to repeater insertion., , , , , , , and . IEEE Trans. VLSI Syst., 10 (6): 799-805 (2002)A global wiring paradigm for deep submicron design., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 19 (2): 242-252 (2000)Gate-length biasing for runtime-leakage control., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 25 (8): 1475-1485 (2006)Power-Driven Challenges in Nanometer Design., and . IEEE Design & Test of Computers, 18 (6): 12-22 (2001)