PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Dennard, Robert H."

Author of the publication

copydeleteadd this publication to your clipboard
An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches.

, , , , , , , and . J. Solid-State Circuits, 43 (4): 956-963 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

H. Binz

H. Bungartz

H. Binz

H. Binz

Robert Henzel University of Stuttgart

 

Other publications of authors with the same name

Iddq Testing for High Performance CMOS - The Next Ten Years., , , , and . ED&TC, page 578-583. IEEE Computer Society, (1996)CMOS scaling in the 0.1-µm, 1.X-volt regime for high-performance applications., , , , , , , , , and 4 other author(s). IBM Journal of Research and Development, 39 (1-2): 229-244 (1995)Practical Strategies for Power-Efficient Computing Technologies., , , , , , , and . Proceedings of the IEEE, 98 (2): 215-236 (2010)Design Of Ion-implanted MOSFET's with Very Small Physical Dimensions., , , , , and . Proc. IEEE, 87 (4): 668-678 (1999)Silicon CMOS devices beyond scaling., , , , , , , , , and . IBM Journal of Research and Development, 50 (4-5): 339-362 (2006)Challenges and future directions for the scaling of dynamic random-access memory (DRAM)., , , , , , and . IBM Journal of Research and Development, 46 (2-3): 187-222 (2002)An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches., , , , , , , and . J. Solid-State Circuits, 43 (4): 956-963 (2008)Gated-diode amplifiers., and . IEEE Trans. on Circuits and Systems, 52-II (5): 266-270 (2005)Design and characteristics of n-channel insulated-gate field-effect transistors., , and . IBM Journal of Research and Development, 44 (1): 70-83 (2000)Modeling and characterization of long on-chip interconnections for high-performance microprocessors., , , , , , , and . IBM Journal of Research and Development, 39 (5): 547-568 (1995)