PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Haroun, Baher"

Author of the publication

copydeleteadd this publication to your clipboard
A 110dB SNR and 0.5mW current-steering audio DAC implemented in 45nm CMOS.

, , , , , , and . ISSCC, page 304-305. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Haroun, Baher
add a person with the name Haroun, Baher
 

Other publications of authors with the same name

A 20mW 61dB SNDR (60MHz BW) 1b 3rd-order continuous-time delta-sigma modulator clocked at 6GHz in 45nm CMOS., , , , and . ISSCC, page 158-160. IEEE, (2012)A PWM Based Fully Integrated Digital Transmitter/PA for WLAN and LTE Applications., , , , and . J. Solid-State Circuits, 50 (5): 1117-1125 (2015)A 29.5 dBm Class-E Outphasing RF Power Amplifier With Efficiency and Output Power Enhancement Circuits in 45nm CMOS., , , and . IEEE Trans. on Circuits and Systems, 64-I (8): 1977-1988 (2017)Power estimation tool for sub-micron CMOS VLSI circuits., , and . ICCAD, page 204-209. IEEE Computer Society / ACM, (1992)A 110dB SNR and 0.5mW current-steering audio DAC implemented in 45nm CMOS., , , , , , and . ISSCC, page 304-305. IEEE, (2010)Autonomous Vehicles Sensor Needs.. ESSCIRC, page 3. IEEE, (2018)Optimal Datapath Synthesis of Partitioned Signal Processing Algorithm for Multiple FPGAs., and . ICCD, page 587-589. IEEE Computer Society, (1994)A 29.5 dBm class-E outphasing RF power amplifier with performance enhancement circuits in 45nm CMOS., , , , and . ESSCIRC, page 467-470. IEEE, (2014)A 0.16mm2 completely on-chip switched-capacitor DC-DC converter using digital capacitance modulation for LDO replacement in 45nm CMOS., , , and . ISSCC, page 208-209. IEEE, (2010)A Robust Digital Delay Line Architecture in a 0.13µm CMOS Technology Node for Reduced Design and Process Sensitivities., , , , , and . ISQED, page 148-153. IEEE Computer Society, (2002)