Author of the publication

A high throughput CAVLC hardware architecture with parallel coefficients processing for HDTV H.264/AVC enconding.

, , , , and . ICECS, page 587-590. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Susin, Altamiro Amadeu
add a person with the name Susin, Altamiro Amadeu
 

Other publications of authors with the same name

Automatic generation of neural networks for image processing., , and . ISCAS, IEEE, (2006)HP422-MoCHA: A H.264/AVC High Profile motion compensation architecture for HDTV., , , and . ISCAS, page 25-28. IEEE, (2008)Gradient pile up for edge detection on hardware., , , and . ISCAS (6), page 5834-5837. IEEE, (2005)A Statistical Sampler for a New On-line Analog Test Method., , and . IOLTW, page 79-. IEEE Computer Society, (2002)Gossip NoC - Avoiding Timing Side-Channel Attacks through Traffic Management., , , and . ISVLSI, page 601-606. IEEE Computer Society, (2016)Noise Figure Evaluation Using Low Cost BIST, , and . CoRR, (2007)Run-Time Resources Management on Coarse Grained, Packet-Switching Reconfigurable Architecture: A Case Study Through the APACHES' Platform., , , , , and . ARC, volume 3985 of Lecture Notes in Computer Science, page 134-145. Springer, (2006)NoC Power Optimization Using a Reconfigurable Router., , , , , and . ISVLSI, page 235-240. IEEE Computer Society, (2009)Memory subsystem architecture design for multimedia applications., and . ISVLSI, page 213-214. IEEE Computer Socity, (2013)CAFES: A framework for intrachip application modeling and communication architecture design., , , , , and . J. Parallel Distrib. Comput., 71 (5): 714-728 (2011)