PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Hollstein, Thomas"

Author of the publication

copydeleteadd this publication to your clipboard
A hardware/software co-design reconfigurable Network-on-Chip FPGA emulation method.

, , and . ReCoSoC, page 1-8. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dipl.-Ing. Thomas Kuestner

Scan time reduction in DWI of the pancreas using simultaneous multislice technique with different acceleration factors: how fast can we go?, , , , , , , and . Proceedings of the International Society for Magnetic Resonance in Medicine (ISMRM), Honolulu, Hawaii, USA, (April 2017)

Thomas Maier

Thomas Maier

Thomas Maier

Thomas Maier

 

Other publications of authors with the same name

A Fast Congestion-Aware Flow Control Mechanism for ID-Based Networks-on-Chip with Best-Effort Communication., , , and . DSD, page 63-70. IEEE Computer Society, (2011)A genetic algorithm based optimization method for low vertical link density 3-dimensional Networks-on-Chip many core systems., , , and . NORCHIP, page 1-4. IEEE, (2012)Fast and optimized task allocation method for low vertical link density 3-dimensional networks-on-chip based many core systems., , and . DATE, page 1777-1782. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Dynamic quadrant partitioning adaptive routing algorithm for irregular reduced vertical link density topology 3-Dimensional Network-on-Chips., , and . HPCS, page 516-522. IEEE, (2014)Reconfigurable platforms for ubiquitous computing., , , , , , , and . Conf. Computing Frontiers, page 377-389. ACM, (2004)A modular 6LoWPAN-based wireless sensor body area network for health-monitoring applications., , , , , , , , , and . APSIPA, page 1-4. IEEE, (2014)A hardware/software co-design reconfigurable Network-on-Chip FPGA emulation method., , and . ReCoSoC, page 1-8. IEEE, (2014)From Algorithms to Hardware Architectures: A Comparison of Regular and Irregular Structured IDCT Algorithms., , , and . DATE, page 186-190. IEEE Computer Society, (1998)Wormhole cut-through switching: Flit-level messages interleaving for virtual-channelless network-on-chip., , and . Microprocessors and Microsystems - Embedded Hardware Design, 35 (3): 343-358 (2011)Planar adaptive network-on-chip supporting deadlock-free and efficient tree-based multicast routing method., , and . Microprocessors and Microsystems - Embedded Hardware Design, 36 (6): 449-461 (2012)