Author of the publication

Estimating path delay distribution considering coupling noise.

, , , , and . ACM Great Lakes Symposium on VLSI, page 61-66. ACM, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Dedicated Rewriting: Automatic Verification of Low Power Transformations in Register Transfer Level., , and . J. Low Power Electronics, 5 (3): 339-353 (2009)CEDA: Control-Flow Error Detection Using Assertions., and . IEEE Trans. Computers, 60 (9): 1233-1245 (2011)Efficient Algorithms for Testing Semiconductor Random-Access Memories., , and . IEEE Trans. Computers, 27 (6): 572-576 (1978)The Testability of Generalized Counters Under Multiple Faulty Cells., and . IEEE Trans. Computers, 39 (11): 1378-1385 (1990)Test Generation for Microprocessors., and . IEEE Trans. Computers, 29 (6): 429-441 (1980)Real-Number Codes for Bault-Tolerant Matrix Operations On Processor Arrays., and . IEEE Trans. Computers, 39 (4): 426-435 (1990)Abstraction Techniques for Validation Coverage Analysis and Test Generation., , and . IEEE Trans. Computers, 47 (1): 2-14 (1998)Formal Checking of Properties in Complex Systems Using Abstractions., and . Great Lakes Symposium on VLSI, page 280-283. IEEE Computer Society, (1999)Abstraction of data path registers for multilevel verification of large circuits., , , and . Great Lakes Symposium on VLSI, page 11-14. IEEE, (1994)Design and evaluation of fault tolerance techniques for highly parallel architectures.. Great Lakes Symposium on VLSI, IEEE, (1991)