Author of the publication

Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation Tolerance.

, , , , , , , and . J. Solid-State Circuits, 44 (1): 49-63 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Energy-Efficient and Metastability-Immune Timing-Error Detection and Instruction-Replay-Based Recovery Circuits for Dynamic-Variation Tolerance., , , , , , , and . ISSCC, page 402-403. IEEE, (2008)MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP., , , , and . MICRO, page 305-316. IEEE Computer Society, (2012)Runahead Execution: An Effective Alternative to Large Instruction Windows., , , and . IEEE Micro, 23 (6): 20-25 (2003)The heterogeneous block architecture., , and . ICCD, page 386-393. IEEE Computer Society, (2014)A 45 nm Resilient Microprocessor Core for Dynamic Variation Tolerance., , , , , , , , , and 1 other author(s). J. Solid-State Circuits, 46 (1): 194-208 (2011)Improving DRAM Performance by Parallelizing Refreshes with Accesses., , , , , , and . CoRR, (2017)Flexible associativity for DRAM caches., , , , and . CF, page 88-96. ACM, (2018)Kill the Program Counter: Reconstructing Program Behavior in the Processor Cache Hierarchy., , , , , and . ASPLOS, page 737-749. ACM, (2017)Improving DRAM performance by parallelizing refreshes with accesses., , , , , , and . HPCA, page 356-367. IEEE Computer Society, (2014)Improving cache performance using read-write partitioning., , , , and . HPCA, page 452-463. IEEE Computer Society, (2014)