Author of the publication

Timing simulation of digital circuits with binary decision diagrams.

, , and . DATE, page 460-466. IEEE Computer Society, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An improved register-transfer level functional partitioning approach for testability., and . Journal of Systems Architecture, 46 (3): 209-223 (2000)Modeling and formal verification of embedded systems based on a Petri net representation., , and . Journal of Systems Architecture, 49 (12-15): 571-598 (2003)Inter-domain movement of functionality as a repartitioning strategy for hardware/software co-design., and . Journal of Systems Architecture, 43 (1-5): 87-98 (1997)System Level Hardware/Software Partitioning Based on Simulated Annealing and Tabu Search., , , and . Design Autom. for Emb. Sys., 2 (1): 5-32 (1997)Process-Variation and Temperature Aware SoC Test Scheduling Technique., , and . J. Electronic Testing, 29 (4): 499-520 (2013)Process-Variation Aware Multi-temperature Test Scheduling., , and . VLSI Design, page 32-37. IEEE Computer Society, (2014)Day 2: Mini-tutorial: Challenges to the design and optimization of cyber-physical systems.. IDT, page xvii. IEEE, (2014)An Integrated Framework for the Design and Optimization of SOC Test Solutions., and . J. Electronic Testing, 18 (4-5): 385-400 (2002)Time-Constraint-Aware Optimization of Assertions in Embedded Software., , , , , , and . J. Electronic Testing, 28 (4): 469-486 (2012)Scheduling for Fault-Tolerant Communication on the Static Segment of FlexRay., , , and . RTSS, page 385-394. IEEE Computer Society, (2010)