Author of the publication

Using C to write portable CMOS VLSI module generators.

, and . EURO-DAC, page 676-681. IEEE Computer Society, (1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

MP-SoC Architecture for an Obstacle Detection Application in Pre-Crash Situation., , , , , and . ReCoSoC, page 24-30. Univ. Montpellier II, (2006)A language to desing generators of analog functions (poster)., , , , and . FDL, page 30-32. ECSI, (2004)Adaptive Stackable 3D Cache Architecture for Manycores., , and . ISVLSI, page 39-44. IEEE Computer Society, (2012)Design of a High Complexity Superscalar Microprocessor with the Portable IDPS ASIC Library., , , and . EDAC-ETC-EUROASIC, page 9-13. IEEE Computer Society, (1994)Using C to write portable CMOS VLSI module generators., and . EURO-DAC, page 676-681. IEEE Computer Society, (1994)A High Performance Modular Embedded ROM Architecture., , and . ISCAS, page 1057-1060. IEEE, (1995)RAPID-2, An Object-Oriented Associative Memory Applicable to Genome Data Processing., , and . HICSS (5), page 150-159. IEEE Computer Society, (1994)Exploiting Large Memory Using 32-Bit Energy-Efficient Manycore Architectures., , , , and . MCSoC, page 61-68. IEEE Computer Society, (2016)2.3 A 220GOPS 96-Core Processor with 6 Chiplets 3D-Stacked on an Active Interposer Offering 0.6ns/mm Latency, 3Tb/s/mm2 Inter-Chiplet Interconnects and 156mW/mm2@ 82%-Peak-Efficiency DC-DC Converters., , , , , , , , , and 18 other author(s). ISSCC, page 46-48. IEEE, (2020)GECOS : Mécanisme de synchronisation passant à l'échelle à plusieurs lecteurs et un écrivain pour structures chaînées., , , and . Technique et Science Informatiques, 34 (1-2): 53-78 (2015)