Author of the publication

Adaptive Stackable 3D Cache Architecture for Manycores.

, , and . ISVLSI, page 39-44. IEEE Computer Society, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Fine-grain DVFS and AVFS techniques for complex SoC design: An overview of architectural solutions through technology nodes., , , , , and . ISCAS, page 1550-1553. IEEE, (2015)8.1 A 4×4×2 homogeneous scalable 3D network-on-chip circuit with 326MFlit/s 0.66pJ/b robust and fault-tolerant asynchronous 3D links., , , , , , , , , and 4 other author(s). ISSCC, page 146-147. IEEE, (2016)Benefits of Joint Optimization of Tunable Wake-up Radio Architecture and Protocols., , , , , , , and . ICECS, page 789-792. IEEE, (2018)Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture., , , and . NOCS, page 139-148. IEEE Computer Society, (2008)3D advanced integration technology for heterogeneous systems., , , , , , , , , and 4 other author(s). 3DIC, page FS6.1-FS6.3. IEEE, (2015)Shadow-scan design with low latency overhead and in-situ slack-time monitoring., , , , , , and . ETS, page 1-6. IEEE, (2014)Energy-Efficient Near-Threshold Parallel Computing: The PULPv2 Cluster., , , , , , , , , and 3 other author(s). IEEE Micro, 37 (5): 20-31 (2017)Flip-flop selection for in-situ slack-time monitoring based on the activation probability of timing-critical paths., , , , and . IOLTS, page 160-163. IEEE, (2014)Power management through DVFS and dynamic body biasing in FD-SOI circuits., , , , , , and . DAC, page 183:1-183:6. ACM, (2014)In-situ Fmax/Vmin tracking for energy efficiency and reliability optimization., , , and . IOLTS, page 96-99. IEEE, (2017)