Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Boybat, Irem
add a person with the name Boybat, Irem
 

Other publications of authors with the same name

Mixed-precision architecture based on computational memory for training deep neural networks., , , , , and . ISCAS, page 1-5. IEEE, (2018)Neuromorphic computing with multi-memristive synapses., , , , , , , , , and . CoRR, (2017)An efficient synaptic architecture for artificial neural networks., , , , , , , , and . NVMTS, page 1-4. IEEE, (2017)Non-volatile memory as hardware synapse in neuromorphic computing: A first look at reliability issues., , , and . IRPS, page 6. IEEE, (2015)Impact of conductance drift on multi-PCM synaptic architectures., , , , , , and . NVMTS, page 1-4. IEEE, (2018)Fatiguing STDP: Learning from spike-timing codes in the presence of rate codes., , , , , and . IJCNN, page 1823-1830. IEEE, (2017)Deep learning acceleration based on in-memory computing., , , , , , , , , and 7 other author(s). IBM Journal of Research and Development, 63 (6): 7:1-7:16 (2019)Large-scale neural networks implemented with Non-Volatile Memory as the synaptic weight element: Impact of conductance response., , , , , , , , , and . ESSDERC, page 440-443. IEEE, (2016)Improved Deep Neural Network Hardware-Accelerators Based on Non-Volatile-Memory: The Local Gains Technique., , , , , , , , , and 1 other author(s). ICRC, page 1-8. IEEE, (2017)Supervised Learning in Spiking Neural Networks with Phase-Change Memory Synapses., , , , , and . CoRR, (2019)