Author of the publication

A 40-nm 256-Kb Half-Select Resilient 8T SRAM with Sequential Writing Technique.

, , , , , , and . IEICE Electronic Express, 9 (12): 1023-1029 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Okumura, Shunsuke
add a person with the name Okumura, Shunsuke
 

Other publications of authors with the same name

A 40-nm 256-Kb Half-Select Resilient 8T SRAM with Sequential Writing Technique., , , , , , and . IEICE Electronic Express, 9 (12): 1023-1029 (2012)Bit error rate estimation in SRAM considering temperature fluctuation., , , , , , , and . ISQED, page 516-519. IEEE, (2012)A 40-nm 0.5-V 12.9-pJ/Access 8T SRAM Using Low-Energy Disturb Mitigation Scheme., , , , , , and . IEICE Transactions, 95-C (4): 572-578 (2012)0.5-V operation variation-aware word-enhancing cache architecture using 7T/14T hybrid SRAM., , , and . ISLPED, page 219-224. ACM, (2010)7T SRAM enabling low-energy simultaneous block copy., , , , , and . CICC, page 1-4. IEEE, (2010)A 40-nm 256-Kb 0.6-V operation half-select resilient 8T SRAM with sequential writing technique enabling 367-mV VDDmin reduction., , , , , , and . ISQED, page 489-492. IEEE, (2012)Quality of a Bit (QoB): A New Concept in Dependable SRAM., , , , , , and . ISQED, page 98-102. IEEE Computer Society, (2008)Design Choice in 45-nm Dual-Port SRAM - 8T, 10T Single End, and 10T Differential., , , , , , and . IPSJ Trans. System LSI Design Methodology, (2011)A Dependable SRAM with 7T/14T Memory Cells., , , , , and . IEICE Transactions, 92-C (4): 423-432 (2009)A 40-nm Resilient Cache Memory for Dynamic Variation Tolerance Delivering ×91 Failure Rate Improvement under 35% Supply Voltage Fluctuation., , , , , , , , , and 4 other author(s). IEICE Transactions, 97-C (4): 332-341 (2014)