Author of the publication

Digital Window Comparator DfT Scheme for Mixed-Signal ICs.

, , and . J. Electronic Testing, 18 (2): 121-128 (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Analysis and Design of Linear Finite State Machines for Signature Analysis Testing., , and . IEEE Trans. Computers, 40 (9): 1034-1045 (1991)Scan flip-flops with on-line testing ability with respect to input delay and crosstalk faults., , , and . Microelectronics Journal, 34 (1): 23-29 (2003)On-Chip Clock Faults' Detector., , , and . J. Electronic Testing, 18 (4-5): 555-564 (2002)Digital Window Comparator DfT Scheme for Mixed-Signal ICs., , and . J. Electronic Testing, 18 (2): 121-128 (2002)Dynamic effects in the detection of bridging faults in CMOS ICs., , and . J. Electronic Testing, 3 (3): 197-205 (1992)Novel Berger code checker., , and . DFT, page 287-295. IEEE Computer Society, (1995)Compact and low power on-line self-testing voting scheme., , and . DFT, page 137-147. IEEE Computer Society, (1997)On-line testing of transient and crosstalk faults affecting interconnections of FPGA-implemented systems., , and . ITC, page 939-947. IEEE Computer Society, (2001)Automated DNA sizing in atomic force microscope images., , , and . ISBI, page 453-456. IEEE, (2002)Self-positioning digital window comparators for mixed-signal DfT., , and . ETFA (1), page 438-443. IEEE, (2003)