PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Metra, Cecilia"

Author of the publication

copydeleteadd this publication to your clipboard
Compact and low power on-line self-testing voting scheme.

, , and . DFT, page 137-147. IEEE Computer Society, (1997)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Metra, Cecilia
add a person with the name Metra, Cecilia
 

Other publications of authors with the same name

Fault-Tolerant Voting Mechanism and Recovery Scheme for TMR FPGA-Based Systems., , , , and . DFT, page 233-240. IEEE Computer Society, (1998)Signal Coding Technique and CMOS Gates for Strongly Fault-Secure Combinational Functional Blocks., , and . DFT, page 174-182. IEEE Computer Society, (1998)Design Rules for CMOS Self Checking Circuits with Parametric Faults in the Functional Block., , , and . DFT, page 271-278. IEEE Computer Society, (1993)Multiple Transient Faults in Logic: An Issue for Next Generation ICs., , , and . DFT, page 352-360. IEEE Computer Society, (2005)Compact and Highly Testable Error Indicator for Self-Checking Circuits., , and . DFT, page 204-212. IEEE Computer Society, (1996)Low-level error recovery mechanism for self-checking sequential circuits., and . DFT, page 234-242. IEEE Computer Society, (1997)Error correcting code analysis for cache memory high reliability and performance., , , and . DATE, page 1620-1625. IEEE, (2011)Power Consumption of Fault Tolerant Busses., , , , and . IEEE Trans. VLSI Syst., 16 (5): 542-553 (2008)Won't On-Chip Clock Calibration Guarantee Performance Boost and Product Quality?., , and . IEEE Trans. Computers, 56 (3): 415-428 (2007)Testing Resistive Opens and Bridging Faults Through Pulse Propagation., and . IEEE Trans. on CAD of Integrated Circuits and Systems, 28 (6): 915-925 (2009)