Author of the publication

How to improve the space utilization of dedup-based PCM storage devices?

, , , , and . CODES+ISSS, page 11-20. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 45nm 6b/cell charge-trapping flash memory using LDPC-based ECC and drift-immune soft-sensing engine., , , , and . ISSCC, page 222-223. IEEE, (2013)Realizing erase-free SLC flash memory with rewritable programming design., , , , and . CODES+ISSS, page 7:1-7:10. ACM, (2016)A buffer cache architecture for smartphones with hybrid DRAM/PCM memory., , , and . NVMSA, page 1-6. IEEE, (2015)How to improve the space utilization of dedup-based PCM storage devices?, , , , and . CODES+ISSS, page 11-20. IEEE, (2015)A Light-Weighted Software-Controlled Cache for PCM-based Main Memory Systems., , , and . ICCAD, page 22-29. IEEE, (2015)Sparse ReRAM engine: joint exploration of activation and weight sparsity in compressed neural networks., , , , , , and . ISCA, page 236-249. ACM, (2019)7.3 A resistance-drift compensation scheme to reduce MLC PCM raw BER by over 100× for storage-class memory applications., , , , , , , , , and 3 other author(s). ISSCC, page 134-135. IEEE, (2016)Disturbance Relaxation for 3D Flash Memory., , , , and . IEEE Trans. Computers, 65 (5): 1467-1483 (2016)Marching-Based Wear-Leveling for PCM-Based Storage Systems., , , , and . ACM Trans. Design Autom. Electr. Syst., 20 (2): 25:1-25:22 (2015)Achieving SLC performance with MLC flash memory., , , , and . DAC, page 192:1-192:6. ACM, (2015)