Author of the publication

A 45nm 6b/cell charge-trapping flash memory using LDPC-based ECC and drift-immune soft-sensing engine.

, , , , and . ISSCC, page 222-223. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Chang, Hsie-Chia
add a person with the name Chang, Hsie-Chia
 

Other publications of authors with the same name

A low cost DPA-resistant 8-bit AES core based on ring oscillators., , , , and . VLSI-DAT, page 1-4. IEEE, (2012)Self-Compensation Technique for Simplified Belief-Propagation Algorithm., , , and . IEEE Trans. Signal Processing, 55 (6-2): 3061-3072 (2007)An area-efficient architecture for Reed-Solomon decoder using the inversionless decomposed Euclidean algorithm., and . ISCAS (2), page 649-652. IEEE, (2001)New serial architecture for the Berlekamp-Massey algorithm., and . IEEE Trans. Communications, 47 (4): 481-483 (1999)A Low Power Differential Cascode Voltage Switch with Pass Gate Pulsed Latch for Viterbi Decoder., , , , and . J. Low Power Electronics, 6 (4): 551-562 (2010)An Area Efficient Radix-4 Reciprocal Dual Trellis Architecture for a High-Code-Rate Turbo Decoder., , and . IEEE Trans. on Circuits and Systems, 62-II (1): 65-69 (2015)Jointly Designed Nonbinary LDPC Convolutional Codes and Memory-Based Decoder Architecture., , , and . IEEE Trans. on Circuits and Systems, 62-I (10): 2523-2532 (2015)A 45nm 6b/cell charge-trapping flash memory using LDPC-based ECC and drift-immune soft-sensing engine., , , , and . ISSCC, page 222-223. IEEE, (2013)Stochastic decoding for LDPC convolutional codes., , , and . ISCAS, page 2621-2624. IEEE, (2012)A high-performance elliptic curve cryptographic processor over GF(p) with SPA resistance., , , and . ISCAS, page 1456-1459. IEEE, (2012)