PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Song, Jun-Yong"

Author of the publication

copydeleteadd this publication to your clipboard
A 3.2Gbps single-ended receiver using self-reference generation technique for DRAM interface.

, , , and . ICECS, page 671-674. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jun Chen University of Stuttgart

Apl. Prof. Dr. Yong Cui University of Stuttgart

Yong Lu University of Stuttgart

Dr. Jun Chen University of Stuttgart

Mathias Jung University of Stuttgart

 

Other publications of authors with the same name

Clock- and Data-Recovery Circuit With Independently Controlled Eye-Tracking Loop for High-Speed Graphic DRAMs., and . IEEE Trans. on Circuits and Systems, 58-II (7): 422-426 (2011)A 3.2Gbps single-ended receiver using self-reference generation technique for DRAM interface., , , and . ICECS, page 671-674. IEEE, (2010)10-bit Driver IC Using 3-bit DAC Embedded Operational Amplifier for Spatial Optical Modulators (SOMs)., , , , , , , , , and 5 other author(s). J. Solid-State Circuits, 42 (12): 2913-2922 (2007)A 1.1V 1ynm 6.4Gb/s/pin 16Gb DDR5 SDRAM with a Phase-Rotator-Based DLL, High-Speed SerDes and RX/TX Equalization Scheme., , , , , , , , , and 25 other author(s). ISSCC, page 380-382. IEEE, (2019)A 1.1-V 10-nm Class 6.4-Gb/s/Pin 16-Gb DDR5 SDRAM With a Phase Rotator-ILO DLL, High-Speed SerDes, and DFE/FFE Equalization Scheme for Rx/Tx., , , , , , , , , and 15 other author(s). J. Solid-State Circuits, 55 (1): 167-177 (2020)Forensic acquisition and analysis of palm webOS on mobile devices., , , , and . Digital Investigation, 8 (1): 37-47 (2011)A 10b Driver IC for a Spatial Optical Modulator for Full HDTV Applications., , , , , , , , , and 5 other author(s). ISSCC, page 138-592. IEEE, (2007)Low-Power 10-Gb/s Transmitter for High-Speed Graphic DRAMs Using 0.18-µm CMOS Technology., and . IEEE Trans. on Circuits and Systems, 58-II (12): 921-925 (2011)