Author of the publication

Exploring Energy Reduction in Future Technology Nodes via Voltage Scaling with Application to 10nm.

, , , , , and . PDP, page 184-191. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Demo of FPGA Aggressive Voltage Downscaling: Power and Reliability Tradeoffs., , and . FPL, page 451-452. IEEE Computer Society, (2018)Stand-Alone Memory Controller for Graphics System., , , , , , and . ARC, volume 8405 of Lecture Notes in Computer Science, page 108-120. Springer, (2014)Exploring Energy Reduction in Future Technology Nodes via Voltage Scaling with Application to 10nm., , , , , and . PDP, page 184-191. IEEE Computer Society, (2016)CRC-Based Memory Reliability for Task-Parallel HPC Applications., , , , and . IPDPS, page 1101-1112. IEEE Computer Society, (2016)Combining Error Detection and Transactional Memory for Energy-Efficient Computing below Safe Operation Margins., , , , , , , , and . PDP, page 248-255. IEEE Computer Society, (2014)Memory Controller for Vector Processor., , , , and . Signal Processing Systems, 90 (11): 1533-1549 (2018)Thread Lock Section-Aware Scheduling on Asymmetric Single-ISA Multi-Core., , , , and . IEEE Comput. Archit. Lett., 14 (2): 160-163 (2015)Chapter One - An Overview of Architecture-Level Power- and Energy-Efficient Design Techniques., , , , and . Advances in Computers, (2015)Flash correct-and-refresh: Retention-aware error management for increased flash memory lifetime., , , , , , and . ICCD, page 94-101. IEEE Computer Society, (2012)Rapid Development of Error-Free Architectural Simulators Using Dynamic Runtime Testing., , , and . SBAC-PAD, page 80-87. IEEE Computer Society, (2011)