Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Exploring Energy Reduction in Future Technology Nodes via Voltage Scaling with Application to 10nm.

G. Yalcin, S. Rethinagiri, O. Palomar, O. Ünsal, A. Cristal, and D. Milojevic. PDP, page 184-191. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sasa Milojevic University of Stuttgart

Other publications of authors with the same name

Implementation of W-CDMA Cell Search on a Highly Parallel and Scalable MPSoC.R. Airoldi, T. Ahonen, F. Garzia, D. Milojevic, and J. Nurmi. Signal Processing Systems, 64 (1): 137-148 (2011)Automated Pathfinding tool chain for 3D-stacked integrated circuits: Practical case study.D. Milojevic, T. Carlson, K. Croes, R. Radojcic, D. Ragett, D. Seynhaeve, F. Angiolini, G. der Plas, and P. Marchal. 3DIC, page 1-6. IEEE, (2009)How much cost reduction justifies the adoption of monolithic 3D ICs at 7nm node?B. Ku, P. Debacker, D. Milojevic, P. Raghavan, and S. Lim. ICCAD, page 87. ACM, (2016)Reducing Preemptions and Migrations in Real-Time Multiprocessor Scheduling Algorithms by Releasing the Fairness.G. Nelissen, V. Berten, J. Goossens, and D. Milojevic. RTCSA (1), page 15-24. IEEE Computer Society, (2011)Design and Architectures for Signal and Image Processing.M. Rupp, D. Milojevic, and G. Gogniat. EURASIP J. Emb. Sys., (2008)Physical Design Solutions to Tackle FEOL/BEOL Degradation in Gate-level Monolithic 3D ICs.B. Ku, P. Debacker, D. Milojevic, P. Raghavan, D. Verkest, A. Thean, and S. Lim. ISLPED, page 76-81. ACM, (2016)Design issues in heterogeneous 3D/2.5D integration.D. Milojevic, P. Marchal, E. Marinissen, G. der Plas, D. Verkest, and E. Beyne. ASP-DAC, page 403-410. IEEE, (2013)Concepts and Implementation of Spatial Division Multiplexing for Guaranteed Throughput in Networks-on-Chip.A. Leroy, D. Milojevic, D. Verkest, F. Robert, and F. Catthoor. IEEE Trans. Computers, 57 (9): 1182-1195 (2008)Power-Aware Real-Time Scheduling upon Identical Multiprocessor Platforms.V. Nélis, J. Goossens, R. Devillers, D. Milojevic, and N. Navet. SUTC, page 209-216. IEEE Computer Society, (2008)Thermal characterization of cloud workloads on a power-efficient server-on-chip.D. Milojevic, S. Idgunji, D. Jevdjic, E. Özer, P. Lotfi-Kamran, A. Panteli, A. Prodromou, C. Nicopoulos, D. Hardy, B. Falsafi and 1 other author(s). ICCD, page 175-182. IEEE Computer Society, (2012)

PUMA

Disambiguation of "Milojevic, Dragomir"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Exploring Energy Reduction in Future Technology Nodes via Voltage Scaling with Application to 10nm.

Please choose a person to relate this publication to

Sasa Milojevic University of Stuttgart

Other publications of authors with the same name

Disambiguation

PUMA

Disambiguation of "Milojevic, Dragomir"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Exploring Energy Reduction in Future Technology Nodes via Voltage Scaling with Application to 10nm.

Please choose a person to relate this publication to

Sasa Milojevic University of Stuttgart

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Exploring Energy Reduction in Future Technology Nodes via Voltage Scaling with Application to 10nm.