Author of the publication

Exploring Energy Reduction in Future Technology Nodes via Voltage Scaling with Application to 10nm.

, , , , , and . PDP, page 184-191. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Scalable row-based parallel H.264 decoder on embedded multicore processors., , , and . Signal, Image and Video Processing, 9 (Supplement-1): 57-71 (2015)VPM: Virtual power meter tool for low-power many-core/heterogeneous data center prototypes., , , , and . ICCD, page 651-658. IEEE Computer Society, (2015)An efficient power estimation methodology for complex RISC processor-based platforms., , , , and . ACM Great Lakes Symposium on VLSI, page 239-244. ACM, (2012)Exploring Energy Reduction in Future Technology Nodes via Voltage Scaling with Application to 10nm., , , , , and . PDP, page 184-191. IEEE Computer Society, (2016)System-level power & energy estimation methodology and optimization techniques for CPU-GPU based mobile platforms., , , , , and . ESTIMedia, page 118-127. IEEE, (2014)PETS: Power and energy estimation tool at system-level., , , , , and . ISQED, page 535-542. IEEE, (2014)Hybrid system level power consumption estimation for FPGA-based MPSoC., , , , and . ICCD, page 239-246. IEEE Computer Society, (2011)Power estimation tool for system on programmable chip based platforms (abstract only)., , , and . FPGA, page 256. ACM, (2014)Energy minimization at all layers of the data center: The ParaDIME project., , , , , , , , , and 7 other author(s). DATE, page 684-689. IEEE, (2016)A system level power consumption estimation for MPSoC., , and . SoC, page 56-61. IEEE, (2011)