PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Liu, Muqing"

Author of the publication

copydeleteadd this publication to your clipboard
CorNET: Deep Learning Framework for PPG-Based Heart Rate Estimation and Biometric Identification in Ambulant Environment.

, , , , , , , , , , and . IEEE Trans. Biomed. Circuits and Systems, 13 (2): 282-291 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dexing Liu University of Stuttgart

Jan Liu University of Stuttgart

M.Sc. Zhuoran Liu University of Stuttgart

Yanchao Liu University of Stuttgart

Shuang Liu University of Stuttgart

 

Other publications of authors with the same name

A Fully Integrated Digital LDO With Built-In Adaptive Sampling and Active Voltage Positioning Using a Beat-Frequency Quantizer., , , , and . J. Solid-State Circuits, 54 (1): 109-120 (2019)A 104.8TOPS/W One-Shot Time-Based Neuromorphic Chip Employing Dynamic Threshold Error Correction in 65nm., , , and . A-SSCC, page 273-276. IEEE, (2018)Real-time HR Estimation from wrist PPG using Binary LSTMs., , , , , , , , , and . BioCAS, page 1-4. IEEE, (2019)CorNET: Deep Learning Framework for PPG-Based Heart Rate Estimation and Biometric Identification in Ambulant Environment., , , , , , , , , and 1 other author(s). IEEE Trans. Biomed. Circuits and Systems, 13 (2): 282-291 (2019)An Energy-Efficient One-Shot Time-Based Neural Network Accelerator Employing Dynamic Threshold Error Correction in 65 nm., , , and . J. Solid-State Circuits, 54 (10): 2777-2785 (2019)Security Analysis of Vendor Customized Code in Firmware of Embedded Device., , , , and . SecureComm, volume 198 of Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, page 722-739. Springer, (2016)An Embedded nand Flash-Based Compute-In-Memory Array Demonstrated in a Standard Logic Process., , , and . IEEE J. Solid State Circuits, 57 (2): 625-638 (2022)A 2.1 pJ/bit, 8 Gb/s Ultra-Low Power In-Package Serial Link Featuring a Time-based Front-end and a Digital Equalizer., , , and . A-SSCC, page 187-190. IEEE, (2018)A fully integrated 40pF output capacitor beat-frequency-quantizer-based digital LDO with built-in adaptive sampling and active voltage positioning., , , , and . ISSCC, page 308-310. IEEE, (2018)