PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Kull, Lukas"

Author of the publication

copydeleteadd this publication to your clipboard
A 64-Gb/s 1.4-pJ/b NRZ Optical Receiver Data-Path in 14-nm CMOS FinFET.

, , , , , , , , , , , , , , , , and . J. Solid-State Circuits, 52 (12): 3458-3473 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Prof. Dr. Ulrich Kull University of Stuttgart

Nina Lukashina University of Stuttgart

Lukas Hauser University of Stuttgart

Lukas Münch University of Stuttgart

Lukas Reiner University of Stuttgart

 

Other publications of authors with the same name

A 3.5pJ/bit 8-tap-feed-forward 8-tap-decision feedback digital equalizer for 16Gb/s I/Os., , , , , , , , , and . ESSCIRC, page 455-458. IEEE, (2014)A 3.1 mW 8b 1.2 GS/s Single-Channel Asynchronous SAR ADC With Alternate Comparators for Enhanced Speed in 32 nm Digital SOI CMOS., , , , , , , , , and . J. Solid-State Circuits, 48 (12): 3049-3058 (2013)A 5.9mW/Gb/s 7Gb/s/pin 8-lane single-ended RX with crosstalk cancellation scheme using a XCTLE and 56-tap XDFE in 32nm SOI CMOS., , , , , , , , , and 4 other author(s). VLSIC, page 228-. IEEE, (2015)A 12-bit 300-MS/s SAR ADC With Inverter-Based Preamplifier and Common-Mode-Regulation DAC in 14-nm CMOS FinFET., , , , , , , , , and 2 other author(s). J. Solid-State Circuits, 53 (11): 3268-3279 (2018)A 100Gb/s 1.1pJ/b PAM-4 RX with Dual-Mode 1-Tap PAM-4 / 3-Tap NRZ Speculative DFE in 14nm CMOS FinFET., , , , , , , , , and 1 other author(s). ISSCC, page 112-114. IEEE, (2019)10.6 continuous-time linear equalization with programmable active-peaking transistor arrays in a 14nm FinFET 2mW/Gb/s 16Gb/s 2-Tap speculative DFE receiver., , , , , , , , , and 1 other author(s). ISSCC, page 1-3. IEEE, (2015)Temporal correlation detection using computational phase-change memory., , , , , , and . CoRR, (2017)A 5.7mW/Gb/s 24-to-240Ω 1.6Gb/s thin-oxide DDR transmitter with 1.9-to-7.6V/ns clock-feathering slew-rate control in 22nm CMOS., , , , , , , , and . ISSCC, page 310-311. IEEE, (2013)An 8Gb/s 1.5mW/Gb/s 8-tap 6b NRZ/PAM-4 Tomlinson-Harashima precoding transmitter for future memory-link applications in 22nm CMOS., , , , , , , , and . ISSCC, page 408-409. IEEE, (2013)20.3 A feedforward controlled on-chip switched-capacitor voltage regulator delivering 10W in 32nm SOI CMOS., , , , , , , , , and . ISSCC, page 1-3. IEEE, (2015)