Author of the publication

A helper thread based EDP reduction scheme for adapting application execution in CMPs.

, , , and . IPDPS, page 1-14. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Optimizing power and performance for reliable on-chip networks., , , , , and . ASP-DAC, page 431-436. IEEE, (2010)Regular, area-time efficient carry-lookahead adders., and . IEEE Symposium on Computer Arithmetic, page 9-15. IEEE, (1985)Modeling Soft Errors at the Device and Logic Levels for Combinational Circuits., , , , , , , and . IEEE Trans. Dependable Sec. Comput., 6 (3): 202-216 (2009)Design Space Exploration for 3-D Cache., , , , and . IEEE Trans. VLSI Syst., 16 (4): 444-455 (2008)Optimising power efficiency in trace cache fetch unit., , , and . IET Computers & Digital Techniques, 1 (4): 334-348 (2007)The Arithmetic Cube., and . IEEE Trans. Computers, 36 (11): 1342-1348 (1987)Polynomial Time Testability of Circuits Generated by Input Decomposition., , and . IEEE Trans. Computers, 43 (2): 201-210 (1994)Area Time Trade-Offs in Micro-Grain VLSI Array Architectures., , and . IEEE Trans. Computers, 43 (10): 1121-1128 (1994)A Two-Dimensional, Distributed Logic Architecture., and . IEEE Trans. Computers, 40 (10): 1094-1101 (1991)Use of Local Memory for Efficient Java Execution., , , , and . ICCD, page 468-476. IEEE Computer Society, (2001)