PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Bajwa, Raminder Singh"

Author of the publication

copydeleteadd this publication to your clipboard
Area Time Trade-Offs in Micro-Grain VLSI Array Architectures.

, , and . IEEE Trans. Computers, 43 (10): 1121-1128 (1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Arijit Singha Hazari University of Stuttgart

Prakhar Singhal University of Stuttgart

Shivendra Singh Parihar University of Stuttgart

Prabal Singh Verma University of Stuttgart

 

Other publications of authors with the same name

Area Time Trade-Offs in Micro-Grain VLSI Array Architectures., , and . IEEE Trans. Computers, 43 (10): 1121-1128 (1994)Simultaneous speech segmentation and phoneme recognition using dynamic programming., , and . ICASSP, page 3213-3216. IEEE Computer Society, (1996)Rapid prototyping with programmable control paths., , , and . ASAP, page 69-74. IEEE, (1994)The MGAP's programming environment and the *C++ language., , and . ASAP, page 121-124. IEEE Computer Society, (1995)Comparative analysis of latches and flip-flops for high-performance systems., , and . ICCD, page 264-269. (1998)Architecture-level power estimation and design experiments., , and . ACM Trans. Design Autom. Electr. Syst., 6 (1): 50-66 (2001)A unified approach in the analysis of latches and flip-flops for low-power systems., , and . ISLPED, page 227-232. ACM, (1998)Image Processing with the MGAP: A Cost Effective Solution., , and . IPPS, page 439-443. IEEE Computer Society, (1993)Instruction buffering to reduce power in processors for signal processing., , , , , , , and . IEEE Trans. VLSI Syst., 5 (4): 417-424 (1997)The design and implementation of the Arithmetic Cube II, a VLSI signal processing system., , , , , and . IEEE Trans. VLSI Syst., 1 (4): 491-502 (1993)