Author of the publication

Optimising power efficiency in trace cache fetch unit.

, , , and . IET Computers & Digital Techniques, 1 (4): 334-348 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Compiler-Directed Collective-I/O.. IEEE Trans. Parallel Distrib. Syst., 12 (12): 1318-1331 (2001)Minimizing Data and Synchronization Costs in One-Way Communication., , , , and . IEEE Trans. Parallel Distrib. Syst., 11 (12): 1232-1251 (2000)CCC: Crossbar Connected Caches for Reducing Energy Consumption of On-Chip Multiprocessors., , , , and . DSD, page 41-49. IEEE Computer Society, (2003)Synergistic TLBs for High Performance Address Translation in Chip Multiprocessors., and . MICRO, page 313-324. IEEE Computer Society, (2010)Design and Evaluation of Smart Disk Architecture for DSS Commercial Workloads., , and . ICPP, page 335-344. IEEE Computer Society, (2000)Improving the Performance of Out-of-Core Computations., , and . ICPP, page 128-136. IEEE Computer Society, (1997)Energy-Aware Code Replication for Improving Reliability in Embedded Chip Multiprocessors., , , and . SoCC, page 77-78. IEEE, (2006)Organizing the Last Line of Defense before Hitting the Memory Wall for CMP., , and . HPCA, page 176-185. IEEE Computer Society, (2004)A Matrix-Based Approach to Global Locality Optimization., , , and . J. Parallel Distrib. Comput., 58 (2): 190-235 (1999)Optimising power efficiency in trace cache fetch unit., , , and . IET Computers & Digital Techniques, 1 (4): 334-348 (2007)