Author of the publication

Improving GA-Based NoC Mapping Algorithms Using a Formal Model.

, , and . ISVLSI, page 344-349. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

MAPro: A Tiny Processor for Reconfigurable Baseband Modulation Mapping., , and . VLSI Design, page 1-6. IEEE Computer Society, (2013)RACE: A Rapid, ArChitectural Simulation and Synthesis Framework for Embedded Processors., , , and . DIPES/BICC, volume 329 of IFIP Advances in Information and Communication Technology, page 137-144. Springer, (2010)Efficient implementation of multi-moduli architectures for Binary-to-RNS conversion., , and . ASP-DAC, page 819-824. IEEE, (2012)DARNS: A randomized multi-modulo RNS architecture for double-and-add in ECC to prevent power analysis side channel attacks., , and . ASP-DAC, page 620-625. IEEE, (2013)A double-width algorithmic balancing to prevent power analysis Side Channel Attacks in AES., , , and . ISVLSI, page 76-83. IEEE Computer Socity, (2013)A smart random code injection to mask power analysis based side channel attacks., , and . CODES+ISSS, page 51-56. ACM, (2007)DIMSim: a rapid two-level cache simulation approach for deadline-based MPSoCs., , , , and . CODES+ISSS, page 151-160. ACM, (2012)RIJID: Random Code Injection to Mask Power Analysis based Side Channel Attacks., , and . DAC, page 489-492. IEEE, (2007)Variable increment step based reconfigurable interleaver for multimode communication application., , and . ISCAS, page 73-76. IEEE, (2013)ARCHER: Communication-based predictive architecture selection for application specific multiprocessor Systems-on-Chip., , , , , , , and . ISCAS, page 413-416. IEEE, (2015)