Author of the publication

RACE: A Rapid, ArChitectural Simulation and Synthesis Framework for Embedded Processors.

, , , and . DIPES/BICC, volume 329 of IFIP Advances in Information and Communication Technology, page 137-144. Springer, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Architectural Frameworks for Security and Reliability of MPSoCs., , and . IEEE Trans. VLSI Syst., 19 (9): 1641-1654 (2011)QuadSeal: Quadruple algorithmic symmetrizing countermeasure against power based side-channel attacks., , , , and . CASES, page 21-30. IEEE, (2015)Switchable cache: utilising dark silicon for application specific cache optimisations., , , and . IET Computers & Digital Techniques, 10 (4): 157-164 (2016)A Hardware/Software Countermeasure and a Testing Framework for Cache Based Side Channel Attacks., , , and . TrustCom, page 1005-1014. IEEE Computer Society, (2011)A Structured Hardware Software Architecture for Peptide Based Diagnosis of Baylisascaris Procyonis Infection (ICIAfS14)., , , and . CoRR, (2014)A Feasibility Study on Programmer Specific Instruction Set Processors (PSISPs)., , and . CoRR, (2014)Accelerating motif finding in DNA sequences with multicore CPUs., and . CoRR, (2014)IMPRES: integrated monitoring for processor reliability and security., and . DAC, page 502-505. ACM, (2006)Improving the throughput of the AES algorithm with multicore processors., , , and . CoRR, (2014)String Matching with Multicore CPUs: Performing Better with the Aho-Corasick Algorithm., , and . CoRR, (2014)