Author of the publication

ARCHER: Communication-based predictive architecture selection for application specific multiprocessor Systems-on-Chip.

, , , , , , , and . ISCAS, page 413-416. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Multiprocessor information concealment architecture to prevent power analysis-based side channel attacks., , , and . IET Computers & Digital Techniques, 5 (1): 1-15 (2011)A Power-Efficient 5.6-GHz Process-Compensated CMOS Frequency Divider., , and . IEEE Trans. on Circuits and Systems, 54-II (4): 323-327 (2007)Guest editorial for special issue on embedded system security., and . Design Autom. for Emb. Sys., 12 (3): 171-172 (2008)Specification and Design of Multi-Million Gate SOCs., , , , and . VLSI Design, page 18-19. IEEE Computer Society, (2003)Realizing Cycle Accurate Processor Memory Simulation via Interface Abstraction., , and . VLSI Design, page 141-146. IEEE Computer Society, (2011)Improved Architectures for Range Encoding in Packet Classification System., , and . NCA, page 10-19. IEEE Computer Society, (2010)Advanced modes in AES: Are they safe from power analysis based side channel attacks?, , , , and . ICCD, page 173-180. IEEE Computer Society, (2014)The effect of receiver front-end non-linearity on DS-UWB systems operating in the 3 to 4 GHz band., , and . WCNC, page 776-781. IEEE, (2005)Editorial Introduction of New Editor-in-Chief and Associate Editors.. Embedded Systems Letters, 8 (1): 1 (2016)Low-Impact Processor for Dynamic Runtime Power Management., and . IEEE Design & Test of Computers, 25 (1): 52-62 (2008)