Autor der Publikation

Closed-form expressions for the coupling capacitance of metal fill tiles in VLSI circuits.

, , , und . Microelectronics Journal, 44 (10): 953-958 (2013)

Bitte wählen Sie eine Person um die Publikation zuzuordnen

Um zwischen Personen mit demselben Namen zu unterscheiden, wird der akademische Grad und der Titel einer wichtigen Publikation angezeigt. Zudem lassen sich über den Button neben dem Namen einige der Person bereits zugeordnete Publikationen anzeigen.

Michael Beltle University of Stuttgart

Measurement System for Surface Potentials in Realistic HVDC-GIS Environments, , , und . 23rd International Symposium on High Voltage Engineering (ISH 2023), Seite 543-547. Stevenage, Institution of Engineering and Technology, (2023)
Measurement System for Surface Potentials in Realistic HVDC-GIS Environments, , , und . 23rd International Symposium on High Voltage Engineering (ISH 2023), Seite 543-547. Stevenage, Institution of Engineering and Technology, (2023)Measurement and Simulation of the Shielding Effectiveness of Planar Material with Apertures using a ASTM D4935 TEM Cell, , und . 2023 International Symposium on Electromagnetic Compatibility : EMC Europe, IEEE, (2023)Using capacitive electric field sensors to measure transient overvoltages : a case study, , , , und . 23rd International Symposium on High Voltage Engineering (ISH 2023), Seite 20-25. Stevenage, Institution of Engineering and Technology, (2023)
 

Weitere Publikationen von Autoren mit dem selben Namen

A Nondestructive Method for Accurately Extracting Substrate Parameters of Arbitrary Doping Profile in Nanoscale VLSI., , und . IEEE Trans. Instrumentation and Measurement, 60 (9): 3173-3184 (2011)Wavelet analysis of measurements for on-line testing analog & mixed-signal circuits., , und . IOLTS, Seite 83-87. IEEE Computer Society, (2010)Efficient Static Compaction of Test Sequence Sets through the Application of Set Covering Techniques., und . DATE, Seite 194-201. IEEE Computer Society, (2004)Advanced double-sampling architectures., und . IOLTS, Seite 130-132. IEEE, (2016)Accelerating the compaction of test sequences in sequential circuits through problem size reduction., und . IEEE Trans. on CAD of Integrated Circuits and Systems, 22 (10): 1443-1449 (2003)Circuit Implementation of a Supply Current Spectrum Test Method., , , , und . IEEE Trans. Instrumentation and Measurement, 59 (10): 2660-2670 (2010)Power supply current testing in the production line of emergency luminaire circuits., , , , und . ICECS, Seite 778-781. IEEE, (2008)Wavelet Analysis for the Detection of Parametric and Catastrophic Faults in Mixed-Signal Circuits., , und . IEEE Trans. Instrumentation and Measurement, 60 (6): 2025-2038 (2011)Fault-tolerant adaptive routing under an unconstrained set of node and link failures for many-core systems-on-chip., , , , , und . Microprocessors and Microsystems - Embedded Hardware Design, 38 (6): 620-635 (2014)Prospects of 3D inductors on through silicon vias processes for 3D ICs., , und . VLSI-SoC, Seite 90-93. IEEE, (2011)