Author of the publication

Locality and Balance for Communication-Aware Thread Mapping in Multicore Systems.

, , , , , and . Euro-Par, volume 9233 of Lecture Notes in Computer Science, page 196-208. Springer, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Modeling memory access behavior for data mapping., , and . IJHPCA, 31 (3): 212-228 (2017)Exploring Instance Heterogeneity in Public Cloud Providers for HPC Applications., , , and . CLOSER, page 210-222. SciTePress, (2019)Multi-Level Load Balancing with an Integrated Runtime Approach., , , , and . CCGrid, page 31-40. IEEE Computer Society, (2018)Integrating OpenMP into the Charm++ Programming Model., , , , and . ESPM2@SC, page 4:1-4:7. ACM, (2017)Using the Translation Lookaside Buffer to Map Threads in Parallel Applications Based on Shared Memory., , and . IPDPS, page 532-543. IEEE Computer Society, (2012)Communication-Based Mapping Using Shared Pages., , and . IPDPS, page 700-711. IEEE Computer Society, (2013)Performance Evaluation of Multiple Cloud Data Centers Allocations for HPC., , , , , , , , , and . CARLA, volume 697 of Communications in Computer and Information Science, page 18-32. (2016)Partial coscheduling of virtual machines based on memory access patterns., , , , and . SAC, page 2033-2038. ACM, (2015)Optimizing Memory Locality Using a Locality-Aware Page Table., , , , and . SBAC-PAD, page 198-205. IEEE Computer Society, (2014)Exploring Cache Size and Core Count Tradeoffs in Systems with Reduced Memory Access Latency., , , , and . PDP, page 388-392. IEEE Computer Society, (2016)