Author of the publication

Exploring Cache Size and Core Count Tradeoffs in Systems with Reduced Memory Access Latency.

, , , , and . PDP, page 388-392. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Carro, Luigi
add a person with the name Carro, Luigi
 

Other publications of authors with the same name

Efficient architecture for FPGA-based microcontrollers., and . ISCAS (5), page 805-808. IEEE, (2002)Exploiting reconfigurability for low-power control of embedded processors., , , , and . ISCAS (5), page 421-424. IEEE, (2003)Making Java Work for Microcontroller Applications., , and . IEEE Design & Test of Computers, 18 (5): 100-110 (2001)A run-time modulo scheduling by using a binary translation mechanism., , , , , and . ICSAMOS, page 75-82. IEEE, (2014)Increasing Fault Tolerance to Multiple Upsets Using Digital Sigma-Delta Modulators., and . IOLTS, page 255-259. IEEE Computer Society, (2005)A Statistical Sampler for a New On-line Analog Test Method., , and . IOLTW, page 79-. IEEE Computer Society, (2002)Leveraging Compiler Support on VLIW Processors for Efficient Power Gating., , , and . ISVLSI, page 502-507. IEEE Computer Society, (2016)An analog signal interface with constant performance for SoCs., , and . ISCAS (1), page 773-776. IEEE, (2003)A Novel Phase-Based Low Overhead Fault Tolerance Approach for VLIW Processors., , , , , and . ISVLSI, page 485-490. IEEE Computer Society, (2015)Online hardening of programs against SEUs and SETs., , , and . DFT, page 280-290. IEEE Computer Society, (2006)