PUMA

academical publication management
collect, organize, and share publications

( en | de )

 

Disambiguation of "Raghunathan, Anand"

Author of the publication

copydeleteadd this publication to your clipboard
Neural network accelerator design with resistive crossbars: Opportunities and challenges.

, , , , , , , and . IBM Journal of Research and Development, 63 (6): 10:1-10:13 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Anand Venkatachalam University of Stuttgart

Mahathi Anand University of Stuttgart

 

Other publications of authors with the same name

Variation-Aware System-Level Power Analysis., , , and . IEEE Trans. VLSI Syst., 18 (8): 1173-1184 (2010)Trustworthiness of Medical Devices and Body Area Networks., , and . Proceedings of the IEEE, 102 (8): 1174-1188 (2014)High-level Synthesis of Multi-process Behavioral Descriptions., , , and . VLSI Design, page 467-473. IEEE Computer Society, (2003)High-Level Synthesis with SIMD Units., , , and . VLSI Design, page 407-413. IEEE Computer Society, (2002)Integrated data relocation and bus reconfiguration for adaptive system-on-chip platforms., , , and . DATE, page 728-733. European Design and Automation Association, Leuven, Belgium, (2006)A framework for efficient and scalable execution of domain-specific templates on GPUs., , and . IPDPS, page 1-12. IEEE, (2009)Exploiting the forgiving nature of applications for scalable parallel execution., , , and . IPDPS, page 1-12. IEEE, (2010)Guest Editors' Introduction: Green Buildings., and . IEEE Design & Test of Computers, 29 (4): 5-7 (2012)Controller-based power management for control-flow intensive designs., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 18 (10): 1496-1508 (1999)High-level energy macromodeling of embedded software., , , and . IEEE Trans. on CAD of Integrated Circuits and Systems, 21 (9): 1037-1050 (2002)