Author of the publication

A DRAM Centric NoC Architecture and Topology Design Approach.

, , , and . ISVLSI, page 54-59. IEEE Computer Society, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design and validation of an attitude and heading reference system for an aerial robot prototype., , , , and . ACC, page 1720-1725. IEEE, (2012)Analyzing Power Consumption of Message Passing Primitives in a Single-Chip Multiprocessor., , and . ICCD, page 393-396. IEEE Computer Society, (2004)xpipes: a Latency Insensitive Parameterized Network-on-chip Architecture For Multi-Processor SoCs., , , , and . ICCD, page 536-. IEEE Computer Society, (2003)Xpipes: A latency insensitive parameterized network-on-chip architecture for multi-processor SoCs., , , , and . ICCD, page 45-48. IEEE Computer Society, (2012)Dynamic variability management in mobile multicore processors under lifetime constraints., , , , and . ICCD, page 448-455. IEEE Computer Society, (2014)A Refinement Methodology for Clock Gating Optimization at Layout Level in Digital Circuits., , , , , , , and . J. Low Power Electronics, 6 (1): 44-55 (2010)Memory energy minimization by data compression: algorithms, architectures and implementation., , , and . IEEE Trans. VLSI Syst., 12 (3): 255-268 (2004)Performability/Energy Tradeoff in Error-Control Schemes for On-Chip Networks., , , , and . IEEE Trans. VLSI Syst., 18 (1): 1-14 (2010)Variability compensation for full-swing against low-swing on-chip communication., , and . IET Computers & Digital Techniques, 5 (5): 355-365 (2011)Application-Adaptive Guardbanding to Mitigate Static and Dynamic Variability., , and . IEEE Trans. Computers, 63 (9): 2160-2173 (2014)